


主讲人: 潘老师


















Timing Path Sections





Path	Start Point	End Point
Source Clock Path	Clk input port	Clk pin of launch reg
Data Path	Clk pin of launch reg	Data input pin of capture reg
Destination Clock Path	Clk input port	Clk pin of ca an relegi









Clock Arrival Time

AET !


The time for clock to arrive destination register's clock input pin



















Hold Slack


AET ®

The margin by which the hold timing requirement is met. It ensures capture data is not corrupted by data from another launch edge. It also prevents "double-clocking"



Hold Slack = Data Arrival Time (Hold) - Data Required Time (Hold)







Slack Equations



Data Required Time (Setup) = Clock Arrival Time - T_{su} - Set up Uncertainty

Data Required Time (Hold) = Clock Arrival Time + Th + Hold Uncertainty



Setup Slack = Data Required Time (Setup) - Data Arrival Time (Setup)


Hold Slack = Data Arrival Time (Hold) - Data Required Time (Hold)

Positive slack: Timing requirement met

Negative slack: Timing requirement not met

Equations work for all timing path: Interal, I/O & asynchronous control







System Frequency

$$T_{data} = T_{\log ic} + T_{net}$$

$$T_s \ge T_{CO} + T_{data} + T_{su}$$



Summary



- > Launch edge time is used as reference point during timing analysis
- > Normally, capture edge time = launch edge time + 1 clock cycle
- > T_{su} and T_h are dependent on the device which cannot be changed



